

ANSOFT CORPORATION PRESENTS:

CONVERGE





AN APPLICATIONS WORKSHOP FOR
HIGH-PERFORMANCE DESIGN

Multi-Gigabit Driver Slew Adjustment Using Embedded Printed Circuit Board Filter

Jim DeLap
Ansoft Corporation


Motivation

- ▲ The Good News:
 - ▲ Carrier-class networking platforms are built to be upgraded over time
 - ▲ New line cards can be added to existing backplanes to enhance functionality
- ▲ The Not-so-Good news:
 - ▲ New lines cards typically use latest generation silicon to meet newer protocol specifications
 - ▲ These newer parts, such as the Xilinx Virtex™ 4 FPGAs are deigned to target a broader range of signaling rates, and have *faster* edge rates than older parts
 - ▲ Performance of lines cards may be beyond that of backplane design




Faster \neq Better

- ▲ Newer Silicon chips = Faster
- ▲ Faster is better, right ??
- ▲ Faster edge rate \rightarrow increased high frequency content
- ▲ Channel is a LPF
- ▲ Increased high frequencies \rightarrow more energy reflected \rightarrow more crosstalk




Test of crosstalk

- ▲ Testing the concept of faster edge rates being worse for signal integrity
- ▲ Take a simple model of adjacent via pairs



- ▲ Excite this with a differential pulse on one input and examine the crosstalk


Crosstalk Test



NEXT (mV)

~ 5X worse crosstalk

- ▲ Blue trace – 60 ps edge rate
- ▲ Red trace – 250 ps edge rate




FEXT (mV)

~ 9X worse crosstalk


How do we make faster look like slower ?

- ▲ Channel model is essentially a LPF
- ▲ Why don't we design a LPF on the transmitter outputs to slow them down ?
- ▲ What characteristics should we look for ?
 - ▲ Slower output edge rate
 - ▲ No other signal distortion (overshoot, undershoot, etc.)



Filter Comparisons

- ▲ Various filter topologies with similar settings
 - ▲ Order = 3
 - ▲ $F_c = 1$ GHz
- ▲ Bessel
 - ▲ $< 1\%$ overshoot
 - ▲ Also known as maximally flat group delay



Bessel Filter Design

- ▲ What order ?
- ▲ What cutoff frequency ?
- ▲ Principal design characteristic is output edge rate
 - ▲ Xilinx Virtex™ 4 FPGA – Rocket IO™ ~60 ps edge rate
 - ▲ Existing infrastructure needs > 250 ps edge rate
- ▲ Use Ansoft Designer to investigate various combinations



Bessel filter Design


Vary the order

25 Oct 2005

Ansoft Corporation
Transient - Fc=1 GHz
test_bench_time_domain

10:05:28

- ▲ $F_c = 1 \text{ GHz}$
- ▲ Order = 3
- ▲ $T_r = 210 \text{ ps}$



XY: -0.24nsec 398.21mV

X1= 0.31nsec

X2= 0.10nsec

Y1= 449.90mV

Y2= 50.20mV



Bessel filter Design


Vary the cutoff frequency

- ▲ Order = 3
- ▲ $F_c = 800$ MHz
- ▲ $T_r = 250$ ps

21 Oct 2005

Ansoft Corporation
Varying F_c - Order 3
test_bench

14:42:08



XY: -0.17nsec 0.117V

X1= 0.14nsec

X2= 0.43nsec

X3= 0.51nsec

X4= 0.16nsec

Y1= 0.101V

Y2= 0.900V

Y3= 0.900V




Y4= 0.101V



Bessel filter Design

Lumped element implementation

- ▲ Order = 3
- ▲ $F_c = 800$ MHz



Bessel filter Design

TLine implementation

- ▲ Use transmission lines in a high-low-high configuration
- ▲ From transmission line theory, in a stepped impedance low pass filter:


$$l = \frac{L \cdot c_0}{Z_h \cdot \sqrt{\epsilon_r}}$$
$$l = \frac{Z_l \cdot C \cdot c_0}{\sqrt{\epsilon_r}}$$

- ▲ Where:
 - ▲ L is the desired series inductance
 - ▲ C is the desired shunt capacitance
 - ▲ C_0 is the speed of light
 - ▲ ϵ_r is the effective dielectric constant of the transmission line
 - ▲ Z_h is the characteristic impedance of the high section
 - ▲ Z_l is the characteristic impedance of the low section

Bessel filter Design


TLine implementation

- ▲ Using the lumped values, and implementing with transmission lines, we get: (assuming $\epsilon_r = 4$)
 - ▲ $Z_h = 100 \text{ Ohms} \rightarrow l_1 = 2.85 \text{ mm}$
 - ▲ $Z_l = 25 \text{ Ohms} \rightarrow l_2 = 8.25 \text{ mm}$
 - ▲ $Z_h = 100 \text{ Ohms} \rightarrow l_3 = 18.72 \text{ mm}$




Bessel filter Design

TLine implementation - Results




What Happened !!!



Bessel filter Design

TLine implementation - Results

- ▲ Here's what happened:




- ▲ Big long section of transmission line causes lower frequency resonances


Bessel filter Design

TLine implementation - Results

- ▲ What happens with transmission line filter when we replace that line with the lumped inductor ?



We'll worry about this a little later




Bessel filter Design PCB Impementation

- ▲ Assumptions
 - ▲ Multi-layer process
 - ▲ FR4 materials
 - ▲ Signal layers are routed in stripline
- ▲ First series inductor and shunt capacitor are easy to synthesize
- ▲ Utilize HFSS for transmission line calculations and optimizations



HFSS simple stripline



- ▲ Create parameterized section of stripline
- ▲ Utilize “ports only” optimization of Impedance to quickly obtain correct dimensions



HFSS

Optimize stripline impedance

- ▲ Use new Sequential Nonlinear Programming optimization algorithm to optimize impedance





8 iterations

4 minutes to optimize port impedance





HFSS - Big L

- ▲ How do we synthesize the 12.48 nH inductor ?
 - ▲ Try simulating a spiral inductor in stripline
 - ▲ Try using via inductance




HFSS problems with big L

- Both types of printed inductors have the problem that as you increase length to increase inductance, resonances occur, degrading broadband performance




HFSS series L / shunt C

- ▲ Increased separation between ground planes to synthesize 100 Ohms
- ▲ This can be manufactured by pulling ground planes on nearby layers in real stackup





HFSS series L / shunt C

Results simulated in Designer



Output Rise Time = 270 ps



X1= 0.006nsec	X2= 0.067nsec	X3= 0.141nsec	X4= 0.412nsec
Y1= 0.08V	Y2= 0.89V	Y3= 0.09V	Y4= 0.90V




HFSS

Entire filter with Lumped RLC



- ▲ Added LumpedRLC boundary condition inside of HFSS with a value of 12.48 nH



Entire filter with Lumped RLC Results simulated in Designer



Output Rise Time = 260 ps





X1= 0.007nsec	X2= 0.067nsec	X3= 0.139nsec	X4= 0.400nsec
Y1= 0.09V	Y2= 0.89V	Y3= 0.10V	Y4= 0.90V




HFSS + Ansoft Designer

Entire filter with Lumped Port


- ▲ Model looks the same as LumpedRLC, but with shunt lumped ports instead



Entire filter with Lumped RLC Results simulated in Designer



Output Rise Time = 270 ps




X1= 0.006nsec	X2= 0.067nsec	X3= 0.141nsec	X4= 0.412nsec
Y1= 0.08V	Y2= 0.89V	Y3= 0.09V	Y4= 0.90V




Entire filter with Lumped RLC Results simulated in Designer

- ▲ Now let's try a real inductor
 - ▲ Coilcraft – 0402CS – 12 nH



Series resistance of real inductor dampened
Higher frequency resonance

Output Rise Time = 250 ps



X1= 0.008nsec	X2= 0.068nsec	X3= 0.148nsec	X4= 0.400nsec
Y1= 0.11V	Y2= 0.91V	Y3= 0.10V	Y4= 0.90V



Entire filter in HFSS

Add dual via sections


+1 V pulse

-1 V pulse



Entire filter in HFSS



Add dual via sections



X1= 0.20nsec	X2= 0.47nsec
Y1= 0.10V	Y2= 0.90V




Entire filter in HFSS Crosstalk Noise



- ▲ Blue trace – With filter
- ▲ Red trace – Without filter
- ▲ Both – 60 ps edge rate input

But what about real signals ?



Summary

- ▲ Illustrated that sometimes, faster is not always better.
- ▲ We can compensate for faster edge rates by adding a simple Bessel filter on the outputs of the transmitters.
- ▲ This filter can be printed and may require the use of external passive components.



Thank You

- ▲ The author would like to thank the contributions of:
 - ▲ Jory McKinley – Ansoft
 - ▲ Paul Back & Abe Hartman – Juniper networks
 - ▲ Paul Galloway & Mike Degerstrom - Xilinx

